

PART C

7.
 - a. How many total bits are required for a DM cache with 16 KB of data and 4 word blocks, assuming a 32 bit address ? (6)
 - b. What are the steps involved in handling an instruction in a processor with a branch target buffer? (6)
8.
 - a. Assume we have a system where all the CPI is 1.0 when all memory accesses hit the cache. The only data access are loads and stores and these total 50 % of the instructions. If the miss penalty is 25 clock cycles and miss rate is 2 %, how much faster would the computer be if all the instructions were cache hits? (6)
 - b. Explain the type of instructions in a TMS 320C6X processor. Also write an assembly language program to implement $y = \sum a(n) \cdot x(n)$ [where $n = 0 : 9$] (6)
9.
 - a. Give the optimization techniques to improve cache performance. (6)
 - b. Briefly explain the memory architecture of TMS 320C6713 processor. (6)